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these aspects in a realistic manner, we propose to collaborate with two detector
meant to provide a valuable training ground for new techniques. To address
modelling and system integration of different readout architectures, which are
training and evaluation. One of the main thrusts of the project will be the
new hardware and software developments can be conveniently introduced for
environment. A strong emphasis is put on a highly modular design, such that
with the development of the supporting architecture in a multiprocessor
simultaneous test of LHC detectors, trigger and readout electronics, together
We propose the installation of a data taking system at a test beam for the
Abstract
architectures and algorithms, and data acquisition software. OCR Output
simultaneous testing of LHC detector prototypes, read·out electronics, trigger
We propose, therefore, to implement a test beam setup for the
of new techniques.
to scale both with the requirement of the experiments and with the appearance
from particle detection to the final storage of valid data. Such a system will need
expected for LHC is the integration in a working system of all its components,
A necessary step in the development of an experiment of the complexity
..a_ Project overview
quickly to more realistic, fully integrated test conditions.
stringent time scale and the size of the problems suggest the need to proceed
read—out, triggering and data acquisition can be done independently, the
triggering and data acquisition. While initial work in the areas of detectors, fast
the need has been recognized for a major effort in the field of electronics,
active investigation, first in the SSC community and more recently in Europe,
Research and development work for LHC detectors has already started. After
which will have to deal with unprecedented event rates and data volumes.
performance of the front end electronics, trigger and data acquisition systems,
Such machine and detector parameters impose severe demands on the
data acquisition bandwidths of the order of GBytes/ sec [1].
estimates indicate prompt trigger rates of the order of 104 to 103 Hz, implying
{A purpose detector could have as many as 107 to 103 electronic channels. Present
identification power, detectors will have high granularities and a general
In order to cope with the high particle rate and maintain the required
and 40 overlapping events every bunch crossing.
15 ns, the collision rate will be 67 MHz. There will be an average of between 1
107 to 2 109 Hz. Given the bunch structure of the machine, with bunch spacing of
predicted inelastic cross section of 60 mb, interactions will occur at rates from 6
collisions at luminosities ranging between 1033 and 4 1034 cm‘2 s‘l. For the
The Large Hadron Collider (LHC) will produce 16 TeV proton-proton
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for data taking by the detector prototypes, respecting their beam time schedules. OCR Output
will benefit from the real life environment and must provide adequate means
testing of the necessary modular and scalable system. The project proposed here
developments of fast front end electronics, must allow the implementation and
modular read out and DAQ environment designed to scale with their
responsibilities from both parties. The detector projects, while finding a
Needless to say, such a collaboration will be beneficial to and involve
detector R+D programs will also be considered.
operational. At that moment the opportunity of collaboration with other
maintained by members of this project, until the proposed new system becomes
initial phases of test beam measurements by these detectors and can be
the UA2 (H2) test beam. The existing DAQ system at H2 will be adequate for the
Board last October following recommendations of the DRDC, have asked to use
detector. Both projects, in the configuration approved by the CERN Research
and hadronic calorimeter, and with SITP [3], the silicon tracking and preshower
collaboration, for the initial stage, with SPACAL [2], the fibre electromagnetic
Further practical considerations have led us to seek and find
detector for electron or muon identification.
trigger techniques the two should consist of a calorimeter and a complementary
configuration to two. In order to optimize the conditions for realistic tests of
constituting a future experiment, practical considerations limit the initial
projects. While the test beam setup should evolve to include several detectors
integration assumes, as a pre—requisite, close collaboration with detector R+D
The basic feature of providing a real life environment for tests and
Realistic environment
trigger and data acquisition developments.
for front end applications and the exploitation of the system for
scalable architecture, the evaluation of computing technologies
pursue R+D activities related to the design of a modular and
methodologies
provide an ideal learning ground for new techniques and
effort
develop as an integrated component of the general LHC R+D
prototypes and their gradual integration into a general system
create a realistic environment for the study of architecture
The proposal intends to achieve four main objectives:
addresses some of these questions. OCR Output
this context we also mention the Software Bus initiative [6] which explicitly
promising teclmiques which have become applicable to real life problems. In
development of software, Object Oriented Programming and Design [5] are
recently been addressed in the case of software components. For the design and
architecture providing these features. Conversely these concepts have only
are better understood when applied to hardware; a bus is an example of an
for the solution of a different problem. These concepts and their implications
interoperability permits the recombination of a number of existing components
the truly independent development of the system components. The
and software modules. The interchangeability allows the easy replacement and
are the interchangeability and, to a lesser extent, the interoperability of hardware
to be understood and put into practice. The major implications of such a system
...·~_ Methods and techniques to design a modular, open, scalable architecture have
The first concerns the aim of providing an evolving environment.
as the project evolves. We have identified two initial lines to pursue.
R+D effort is needed. Hence the emphasis of the R+D activities proper will shift
One of the aims of the project is to identify areas where a concentrated
R+D Activities
evaluated and mastered.
component, can be immediately put into a real application and its potential
commercially available from industry or a specialized hardware or software
the need for environments where the most recent technology, be it
threshold, to off-load functionality to specialized hardware. Therefore, we do see
best commercially available technology and possibly, beyond some technological
,... acquisition at LHC, the High Energy Physics community will need to employ the
To meet the challenge represented by read out, triggering and data
Learning ground
Benches' [4].
way, to the proposed project for the development of 'Readout System Test
particular, we expect to be tightly linked, from the start and in a complementary
foresee close cooperation with other related hardware and software projects. In
isolation. We consider it as a part of the overall R+D effort for LHC and we
The proposed project, while self contained, is not meant to develop in
Integrated component
with the detector collaborations. OCR Output
data taking would have to be reconsidered and rediscussed
investment. Should this not be the case, the question of early
where the existing facilities could be used with a minimal
the assumption that this will take place in the H2 test beam,
two detector prototypes. Such a commitment clearly rests on
providing support for the early 1991 data taking periods of the
environment
studying and understanding the front end processor software
reliable data taking by the detectors
implementing the minimal functionality necessary for
designing a modular and scalable system
A first phase aiming at
Consequently we have envisaged a two phase schedule.
smoothly evolving with the overall R+D effort for LHC.
implementation of an open, scalable and modular architecture capable of
as little as possible in system development and concentrate on the design and
LHC, this project is a step towards its realisation. Hence we will initially invest
Although it is too early to develop a generic data acquisition system for
taking.
provide the minimal functionality compatible with easy and reliable data
early in the project. We should therefore aim at a first system which will
The collaborating detectors will need stable data taking conditions very
proposed project, the following points have to be stressed.
As a preamble to the description of the overall organization of the
Project Organisation
to follow in cooperation with the project of ref. [4].
real time kernels may be more appropriate. This is a line of research we intend
the processor configuration (memory size etc.), alternatives such as UNIX-like
task assigned to the embedded processor, the required real time response and
evaluate the feasibility of its use in the VME environment. Depending on the
emerged as the best candidate for a common operating system. We have to
UNIX to front-end applications. Because of its generic architecture, UNIX has
Our second line of enquiry concerns the feasibility of extending the use of
adaptors to other buses, such as the HEP popular buses CAMAC and Fastbus. OCR Output
particular, a wide variety of processor cards is commercially available, as well as
spread industry standard bus for which a variety of modules is available. In
•VME as the system integration bus. VME is by now the most widely
relevant experts. The major choices, with implications for our requests, are:
based on our assessment of current technologies and on discussions with
For the initial stage of the project we have made some basic choices,
System Configuration
laboratory.
commercial tools, such as SIMSCRIPT and Verilog already available in the
levels of abstraction. The modelling activity will be performed by using suitable
developing, maintaining and refining models of the system at the required
engineered solutions to the system integration task. This will be done by
We cannot be overemphasize the importance of the evaluation of well
with the integration of new developments and the addition of new features.
The proposed system is intended to grow both in size and complexity
development to the production system.
hardware and software, once tested and stable, would be ported from the
to the test beam detectors. New elements of the trigger and data acquisition
•A production system, providing a stable data acquisition environment
tests, outside the critical path of the detector data taking.
•A development system for study, development and early integration
running two parallel online systems:
To effectively achieve the proposed goals we envisage setting up and
acquisition software modules, etc.
read out and trigger processors [9] and architectures [10], data
end hardware (ADCs, analog [7] and digital [8] pipelines, etc.),
the development of tight links with other areas, such as front
and software
with the implementation of new trigger and DAQ hardware
of the scalable architecture developed during the first phase
the widening of the system functionality via the exploitation
A second phase characterized by
the goals of the two phases of the project. The hardware configuration is kept to OCR Output
The architecture described here is in our opinion well suited to achieve
test high level trigger techniques (fig. 3b).
example
front end processors can simulate a high level processor farm (fig. 3a) is one
evaluate read out architectures. Event building techniques, where the different
other for production (fig.2)
maintain two completely separate systems, one for developments and the
processor will enable us to:
second RISC computer and a second VME system including a front end
which will provide a large number of additional functions. The addition of a A
For the second phase of the project we envisage an expanded system,
processing.
and control. In the other the front end processor acts as a slave for high level
and vice versa. In one configuration the host function is limited to monitoring
migrating data acquisition functions from the host to the front end processor
processor or via the host. A feature of such a design is the possibility of
IBM 3480 compatible cartridges, can be done either directly from the front end
UNIX (or the kernel which we will have selected). Data recording, initially on
scheme foresees at least one front end processor residing in VME and running
host, running the UNIX operating system and interfaced to VME. The initial
program of phase one. The system will then consist of a RISC server machine as
fig.], representing the minimal system on which we intend to develop the
Such choices translate into the basic high level architecture shown in
architecture. Both UI and OSF guarantee compliance with the POSIX standard.
environments independent of a particular (and proprietary) computer
as the IEEE POSIX initiative, are actively working towards operating system
(UI) and the Open Software Foundation (OSF), and standardization bodies, such
Both large computer manufacturer consortiums, such as Unix International
accelerated the trend towards standardization on UNIX-like operating systems.
•UNlX as the basic operating system. The advent of RISC computing has
RISC computers are also appearing on the market.
for improvement of prices and performance. VME processor cards based on
systems in a market which is highly competitive, thus giving even more scope
minicomputer and workstation manufacturers now propose RISC based
been reached and that the trend will continue for some time. All major
of lk$ per MIPS. There are clear signs that the technological limits have not yet
performance ratio for minicomputers and workstations. It is now in the range
computer market has boosted in an unprecedented way the price to
•RISC based computing. The entering of RISC architectures in the
software developments, both inside and outside CERN. OCR Output
establish close collaboration with other projects and groups involved in
profit as much as possible from the outcome of related studies. We also expect to
aspects, encompassing all of the application areas listed above, we intend to
commercial products could be used. Given the wide scope of the software
end. UIMS, controls and data bases are examples of application areas in which
processors would allow extending the use of commercial software to the front
host, the uniform use of the UNIX operating system throughout all the
much as possible. While this applies particularly to the software running on the
We intend to make use of commercially available software products as
engineering, methods and tools.
(UIMS), access to the information data base, data modelling, software
and the front end processors. For example User Interface Management Systems
•Support Software, such as libraries and tools of general use for both the host
results, etc.
description and status, user program description, histograms and analysis
the online system: calibration data, detector description, data acquisition
•Information Management, providing a unified way to manage all the data in
(slow controls).
•Control of the data taking process (run control) and of ancillary equipment
monitoring, calibration and control purposes.
easy production of programs which use the data acquisition system for
Framework for Monitoring, supporting tools and development techniques for
management and distribution, event recording.
•Data Acquisition Toolkit, including read out libraries, drivers, event
resulting in the following classifications.
We have performed a first analysis of the software requirements
Software overview
common choice of UNIX is feasible.
and in the front end processors, although the task might be easier if the
managing and support of the operating system environment, both in the host
We do not underestimate the impact on the work schedule of the
and future improvements.
a minimum in order to optimize the trade off between the present investment
arrangement can be made. OCR Output
foreseen such entries in the budget, on the assumption that a satisfactory
needed. Apart from a modest contribution to the electronics pool, we have not
diagnostics tools, such as a digital oscilloscope and a logic state analyser, will be
system modelling are provided at the laboratory level. Access to basic hardware
We expect that general purpose products for software developments and
young physicists and computer scientists an essential part of the project.
all aspects of data acquisition systems. We therefore consider the participation of
The proposed project provides an ideal opportunity to gain experience in
on the form of their participation.
CERN groups ECP/DS and ECP/ PT, as well as with other institutions, to agree
other projects and groups. In this context we have initiated discussions with the
could be provided both by direct involvement and through collaboration with
techniques and methods, and the evaluation of commercial products. This
particular for the front end, the choice and application of programming
expertise is needed in areas such as the development of specialised software, in
In order to fully exploit the potential of the proposed setup, additional
Resources
1992 - 1993two phases
evaluation of the achievements of the first
Definition of a possible third phase, based on the
1992integration of detector read out developments
exploitation of the scalable architecture and the
Implementation of phase two, with the
Spring 1992in phase one
Detector data taking with system completed
End 1991software acquisition and system integration
Completion of phase one, with hardware and
Spring 1991data taking
Upgrade of the existing H2 test beam for early
schedule.
We expect to fulfil the aim of the project according to the following
Schedule
tests will be responsibility of the detector R+D collaborations. OCR Output
It is also assumed that electronics and equipment specific to the detector
the current UA2 setup will become part of the proposed new system.
We assume that the SUMMIT cartridge unit (of the value of 40 kSF) of
250would amount to approximately
estimate. An investment similar to the one of 1991
software and training are much more difficult to
Costs for new VME equipment including fast modules,
200front end amount to approximately
additional workstations, two extra processors in the
of the 1991 activity. A second host server for development,
A precise request will only be possible after evaluation
1992
included in this request)
(Travel and training budget for Pavia is not
CERN TOTAL 290
50CERN Travel and training
240CERN share (70%)
TOTAL 340
70host and front end environment
Software: licences, contribution to tools,
15Front end processor
80VME equipment




the evolution of read out electronics and triggering techniques. OCR Output
•Detectors. Data taking will be possible in a modern way which will scale with
developed and evaluated in realistic conditions.
Software. In this open and modular system, specialised software will be
will be integrated in an experiment-like environment.
conditions. We propose a setup where all components of a future experiment
acquisition can proceed independently, yet they will all need realistic test
System Integration. R+D efforts in detector, read out, triggering and data
conditions.
environment where learning and evaluation will be possible in real life
community will have to take. The proposed project will contribute with an
and the continuous monitoring of industry advances is a step that the HEP
available electronics and computing technology. The understanding, mastering
acquisition at LHC is such that HEP will need to use the best commercially
Technology. The challenge represented by read out, triggering and data
and complementary areas will benefit from it.
community involved in LHC activities. We believe that a number of different
An R+D project such as we are proposing responds to a need in the HEP
Conclusions
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